D	esign for Ma	nufactural	oility Gui	delines	Page 1 of 8
Doc. No.	DQP-041	Revision	С	Proprietary and	l Confidential



**Approvals:** 

Eric Straka

Management Representative

Pat Szymko & Vin Healy

Department Manager / Process Owner

## **Revision History**

Date	Change / ECO Notice	Change Description
04/24/2014	А	Initial Draft
06/05/2020	12586	Updated equipment board sizes and component spacing, added DWI-009-002-48 under References. Changed the doc # from DQP-022-003 to DQP-041.
4/27/2021	13539	Change 3.1 to updated form number. Inserted sections 6.28 and 6.29 for test.

## **Design for Manufacturability Guidelines**

Doc. No.	DQP-041	Revision	С	Proprietary and Confidential

### 1.0 Purpose:

1.1 To define the methods utilized for reviewing the manufacturability of new designs to insure potential issues are resolved before the initial build which will save time and improve product quality.

#### 2.0 Scope:

2.1 This procedure is applicable to all new assemblies manufactured at Distron.

### **3.0** Applicable Documents:

- 3.1 New Product Risk Mitigation Analysis (DF-024-004)
- 3.2 PCB Fiducial and General Mfg Requirements Procedure (DWI-009-002-48)

### 4.0 Definitions:

- 4.1 PCB Printed Circuit Board
- 4.2 SMD Surface Mount Device
- 4.3 BGA Ball Grid Array

### 5.0 **Responsibilities**:

- 5.1 It is the responsibility of the Manufacturing and Management Representatives and/or designee to ensure the requirements within this procedure are followed and for training applicable personnel.
- 5.2 It is the responsibility of the Engineering Department to ensure all new designs are reviewed per this procedure.

### 6.0 **Procedure:**

### 6.1 Fiducials:

- 6.1.1 Distron's automated equipment utilizes fiducials as reference points that are required for accurate assembly of components on PCBs.
- 6.1.2 Fiducials are an artwork feature created within the PCB conductive pattern to provide a measureable point for component mounting and are utilized by the automated equipment's imaging system as a point of reference to locate a position of all PCB land patterns.
- 6.1.3 Fiducials are placed on the top and bottom copper layer. They should not be placed on the mask or silkscreen layer because the layers are not as precise as the copper layer.
- 6.1.4 Board fiducials are used to locate the position of all PCB land patterns.
- 6.1.5 Panel Fiducials are used to locate the rails or perimeter of a multi-up panel.
- 6.1.6 Board and panel fiducials are required.
- 6.1.7 Fiducial spacing is from the edge of the board to the edge of the fiducial and must be at least .200 inches as shown below.

**Note:** Reference the PCB Fiducial and General Mfg Requirements Procedure (DWI-009-002-48) for additional information.

# **Design for Manufacturability Guidelines**



#### 6.2 **Board Sizes:**

The table below lists the minimum and maximum board sizes that will fit Distron's assembly equipment.

Equipment	Min. Length and Width board size (inches	Max. Length and Width board size
Electrovert Wave Solder Machine	2″ width	16" conveyor width /14" soldering width
Pillarhouse Selective Solder Machine	4"x4"	20"x18"
Juki Selective Solder Machine	.79″x .79″	18"x18"

#### SMT Equipment Board Sizes

Equipment	Min. Length and Width board size (inches)*	Max. Length and Width board size (inches)*
Dek 03iX Screen Printers	1.96"x1.59"	20"x20"
Vitech Pi Paste Inspection Equipment	2"x2"	21"x21"
Mycronic Pick and Place Equipment	2.7"x2"	22"x20"
Heller 1809 Reflow Ovens	2" (width)	18"-20" (width)
Yestech AOI Inspection Equipment	2"x2"	22"x20"
Vitech 3D AOI Inspection Equipment	2″x2″	21"x24"
Dage XRAY Equipment	na	29"x22"/inspect area 20"x17.5"

\*Minimum and maximum board size may be affected by stand-alone or in-line configuration.

#### 6.3 **Polarity Marks:**

All polarized parts should have polarity marks that are in the silkscreen layer or the copper layer. The marks should be visible after the components are installed for inspection purposes.

#### 6.4 **Diode Orientation**

- 6.4.1 Clearly identify the orientation of the various types of diodes.
- 6.4.2 It is preferred to use a "C" for cathode side or "A" for anode side or use the schematic diode symbol.
- 6.4.3 Ensure the diode marks are visible after installing the components.

#### 6.5 **Lead to Hole Ratio:**

6.5.1 **Through Hole Components:** 

# **Design for Manufacturability Guidelines**

				Ou		
Doc. No.	DQP-	041	Revision	С	Proprietary and	l Confidential
		6.5.1.1	Adequate space fill of solder and		ble is required to ensure ed insertion.	e the proper vertical
		6.5.1.2	The finished ho lead.	le size should	be .019" larger than (>	>) the diameter of the
		6.5.1.3	The diameter for corners of the le		s would be the distance	across diagonal
6.6	Tabs/]	Mousebi	tes:			
	6.6.1	Tabs ar	e used to connec	t PCBs within	n a routed panel.	
	6.6.2		bites are the hole out of the panel.		abs that allow the boar	d to be cleanly
	6.6.3	Genera	l guidelines:			
		6.6.3.1			ze .050" wide tabs plac in the center of PCB e	•
		6.6.3.2	Larger and thick	ker boards wi	ll require wider tabs.	
		6.6.3.3	Internal copper	will need to b	be relieved from the PC	B edge.
		6.6.3.4	Keep traces awa during separation	•	ouse bite holes to prev	ent any damage
		6.6.3.5			s, the opening size shown nibbler tool to cut each	
	6.6.4	Distron	can assist with p	oanel design i	f needed to ensure the	process is optimized.
6.7	Panel	Breakaw	vays:			
	6.7.1	Panel b	oreakaways may	interfere with	overhanging compone	nts.
	6.7.2	Panel d	lesign should allo	ow for connec	tors that overhang the	board edge.
	6.7.3		ouse bites should during depenali		d under the connectors	to prevent potential
	6.7.4		bites are not loca		nated within the Gerber onnector or near a trace	
		Note:	This information	is also helpfu	ıl when V-scoring is us	sed.
6.8	Comp	onents T	<b>Coo Close to the</b>	PCB Edge:		
	6.8.1		acturing equipme e PCB effectivel		nechanisms require un	-obstructed room to
	6.8.2		e components, su g when they are		c capacitors and resisto ose to the edge.	rs, are at risk of

6.8.3 Components should be placed 6.35 mm from the PCB edge.

Note: Parallel to the PCB edge is better to prevent potential damage during depanelization.

6.9 Cleaning:

Des	sign fo	or Ma	nufacturab	oility Gui	delines	Page 5 of 8
Doc. No.	DQP-(	041	Revision	С	Proprietary and	d Confidential
	6.9.1	Sealed	-		water-soluble fluxes af tilize a No Clean Sold	-
		Note:		imple, switche	e not able to withstand es, speakers, batteries a ng process.	-
	6.9.2		onents that are no increases cost.	t compatible v	with cleaning may requ	uire manual soldering
	6.9.3		sembly drawing sealed components		y components that car	nnot be washed such
	6.9.4		components are re re trapped inside,	-	baked after wash to ren by the customer.	nove any residual
6.10	Vias:					
	6.10.1	insuffi	•	e is also poten	om the component solo tial that a visual inspec s if possible.	5
	6.10.2	Allow pad.	a .015" of solder	mask if utiliz	ing solder mask to sep	arate the via from the
	6.10.3	Filled	vias may also be	used to preven	nt solder drain.	
	6.10.4				PC recommends unifo ot be achievable with u	
	6.10.5				ed. Avoid using different terminations will be ac	
	6.10.6		d vias on the sold `solder bridging.	er side should	l be covered with solde	er mask to reduce the
6.11	Solder	Mask:				
	6.11.1	Solder	Mask between fi	ne pitch pads	is recommended to rec	luce solder bridges.
				1	t a .004" wide to fit the the PCB fabricator of	
	6.11.2		mask between pa s and flux entraph	•	components can contr	ibute to drawbridge
					ove the Solder Mask be are no traces between the	
6.12	NSMD	or SM	D pads for BGA	S		
			ask Defined (NSM n BGAs.	(ID) pads are	preferred in order to ha	ave uniform sized
6.13	Lead I	Free Sol	lder Balls on BG	As in a Lead	ed design:	
	Notify	Distron	if Lead Free dev	vices will be u	tilized on a Tin Lead d	lesign.
	Note:	Reflow	profile adjustmen	nts will be nee	eded.	

6.14 **Thermal Relief:** 

De	sign fo	r Ma	anufacturab	oility Gui	idelines	Page 6 of 8
Doc. No.	DQP-0	)41	Revision	С	Proprietary and	d Confidential
	6.14.1		r up flow on throu rements.	igh hole comj	ponents is required to n	neet IPC
	6.14.2	solder		gh hole parts	o reach the temperature ; especially on heavy C	
	6.14.3	Ensur	e adequate therma	l reliefs exist	t on the design.	
6.15	Wire N	Iodific	cations:			
			ations are usually lange into the PCB.		e. It may be more relia	able and less costly to
6.16	BGA C	Compo	nent Spacing:			
			ng is recommende des or replacement		As to allow enough roo	om for hot air rework
6.17	Selectiv	ve Solo	lering Spacing:			
	A .1" sj	pacing	is preferred betwee	een through-h	ole lead and SMT com	ponents.
6.18	No Cle	an Sol	der & Flux Resid	lue:		
	6.18.1	micro			nended on some compo ne difficulty in removin	
	6.18.2	Flux 1	residue may affect	high impeda	nce designs.	
	6.18.3	Ensur chemi		r manufactur	ing is acceptable if util	izing No Clean
	6.18.4	Ensur	e the preferred sol	lder chemistr	y is identified.	
6.19	Trace	Cuts:				
	•		e cost effective to e cuts since it is a		bard and change the PC	B rather than
6.20	SMT v	s Thro	ough-Hole:			
	6.20.1		on recommends SM ably steps will add		nts wherever possible. ssembly.	Through-hole
	6.20.2		tigate if there are so tential cost saving		ives if a design has a fe	w through-hole parts
6.21	Lead L	ength	s of Through-Hol	le Componer	nts:	
	6.21.1		fy any special lead rements.	d length requ	irements or other comp	onent height
	6.21.2	Lead	length requiremen	ts below .040	)" add labor cost.	
	6.21.3	Lead	length requiremen	ts above .15"	or 4.00mm add labor o	cost.
6.22	PCB F	inish				
	El a atura	1NT	1.11		1552 is the surface of fi	· 1 · · · 1 · 0 ·

Electroless Nickel Immersion Gold per IPC-4552 is the preferred finish as it provides flat pads and has a long storage life.

### 6.23 **PCB Fabrication**

#### **Design for Manufacturability Guidelines** Page 7 of 8 Doc. No. DQP-041 Revision С **Proprietary and Confidential** 6.23.1 Define the laminate stack up clearly. 6.23.2 Determine which board fabricator is capable of building the board based on the following characteristics: Minimum trace width • Minimum distance between traces • Smallest hole diameter 6.24 Workmanship Class: Identify the assembly workmanship class (Class 1,2 or 3) and any other build standards required on assembly documentation. 6.25 **PCB Laminate Specification:** 6.25.1 Identify the PCB laminate material specifications in the PCB fabrication drawing. 6.25.2 For Lead Free/ROHS assemblies, the laminate must have a glass transition temperature (Tg) of greater than or equal to $(\geq)$ 175°C. 6.26 Labelling and Traceability 6.26.1 Identify product labelling and traceability requirements on assembly documentation. 6.26.2 It is recommended to include an outline box in the silkscreen layer for the label. 6.27 **Torque Specifications:** Identify torque requirements in assembly documentation. 6.28 **Probe and Fixture Guidelines:** Test Pads/Vias on all Nets. • Index Tolerance + 0.002 inches Datum to Test Pad. • Two Tooling Holes on UUT + 0.002 Tolerance between them. • Tooling Hole Diameters + 0.0031 / -0.000 inches. • Test Pad / Via Pad Size 0.035 to 0.040 inches. Test Pad / Via Pad Separation 0.015 inches. Test Pad Center to Center Spacing. Preferred Acceptable Priority 0.100" 0.085" 1 2 0.075" 0.070" 3 0.050" 0.050" Locate all Test Pads on one side of board if possible. • Keep Component Height on probe side less than 0.255 inches. • No components or test pads closer than 0.125" from edge of UUT. ٠ No resist on test pads. Fill through hole vias with solder •

- Fill through hole vias with solder
- No probing of component leads.
- Distribute test pads evenly over PC Board.
- Provide clearance space for fixture push finger.
- Minimize fixture changes when redesigning boards

Doc. No. DQP-0-	041 Revision	С	Proprietary and Confidential
	I		
6.29 Electric	ical Design Guidelines	:	

- **DO NOT** rely on edge connector, circuit traces, or SMT Device Pads for Test Points.
- Use pull up and fill down resistors for control of IC Control Lines.
- Include Test Pads for unused Device Pins.
- Includes method to disable Clock Sources.
- Provide Disable methods for ALL Programmable Logic Devices.
- Include Pull-up loads on all open device inputs.
- Provide disable methods for all Bussed Devices, High Current Devices, and Devices tied to Flash, Rams, EEProms, and D/A Converter.
- Include circuitry to Disable Feedback Loops.
- Use Devices with short Initialization Times.
- Provide Vectors for all ASIC and Custom Devices
- In using Vectorless test don't use devices with heat sink or ground plans on top.
- Supply Documentation for Device Logic Function.
- Use IEEE 1149 Boundary Scan and 1149.4 Analog and Mixed Signal compatible devices.
- Isolate Power On Reset Circuits from other digital devices.
- Place Test Pads and Power and Ground Nodes as close as possible to each Digital Devices under test.
- Use multiple test pads on power and ground connections.
- Allow for Battery Isolation during In-Circuit Test.
- Buffer Test Pads to Analog and Mixed Signal Devices.
- Keep In-Circuit Testing in mind when implementing Engineering Changes.

#### 6.30 **Regulatory Requirements:**

Identify all regulatory requirements.

#### 6.31 Packaging Requirements:

Identify any special final packaging requirements.

#### 6.32 Design Checklist

Utilize the New Product Risk Mitigation Analysis (DF-024-004) to confirm the assembly is manufacturable which will ensure a robust manufacturing process and product reliability.

#### 7.0 Records:

7.1 Keep records per the Records Control Procedure (DQP-016).

End of Document